## We claim:

- 1 1. A nonvolatile memory cell, comprising:
- 2 a high-voltage capacitor;
- a high-voltage write path coupled to the high-voltage capacitor; and
- 4 a low-voltage read path coupled to both the high-voltage capacitor and the
- 5 high-voltage write path;
- 6 wherein either the high-voltage write path is situated between the low-voltage
- 7 read path and the high-voltage capacitor or the high-voltage capacitor is situated
- 8 between the low-voltage read path and the high-voltage write path.
- 1 2. The nonvolatile memory cell of claim 1 wherein the low-voltage read path
- 2 comprises a floating gate transistor.
- 1 3. The nonvolatile memory cell of claim 2 wherein the high-voltage capacitor
- 2 comprises a conductive plate and a first diffusion region, wherein the conductive plate
- 3 is separated from the first diffusion region by an oxide layer and is electrically
- 4 connected to a floating gate of the floating gate transistor.
- 1 4. The nonvolatile memory cell of claim 3 wherein the high-voltage write path
- 2 comprises a conductive plate and a second diffusion region, the conductive plate
- 3 being electrically connected to the conductive plate of the high-voltage capacitor and
- 4 at least a portion of the conductive plate being separated from the second diffusion
- 5 region by a layer of tunnel oxide.
- 1 5. The non-volatile memory cell of claim 2 wherein the floating gate transistor is
- 2 a native floating gate transistor.
- 1 6. The nonvolatile memory cell of claim 2 wherein the low-voltage read path
- 2 further comprises a read transistor.

- 1 7. The nonvolatile memory cell of claim 6 wherein the floating gate transistor
- 2 and the read transistor are serially connected.
- 1 8. The nonvolatile memory cell of claim 7 wherein a diffusion region of the read
- 2 transistor is electrically connected to a diffusion region of the floating gate transistor.
- 1 9. The nonvolatile memory cell of claim 6 wherein the read transistor is
- 2 significantly more resistive than the floating gate transistor when a read current runs
- 3 serially through channels of the read transistor and the floating gate transistor.
- 1 10. A nonvolatile memory cell, comprising:
- 2 a high-voltage capacitor;
- a high-voltage write path coupled to the high-voltage capacitor; and
- 4 a low-voltage read path coupled to both the high-voltage capacitor and the
- 5 high voltage write path;
- 6 wherein the low-voltage read path includes a native floating gate transistor.
- 1 11. The nonvolatile memory cell of claim 10 wherein the high-voltage capacitor is
- 2 situated between the low-voltage read path and the high-voltage write path.
- 1 12. The non-volatile memory cell of claim 10 wherein the high-voltage write path
- 2 is situated between the low-voltage read path and the high-voltage capacitor.
- 1 13. The nonvolatile memory cell of claim 10 wherein the high-voltage capacitor
- 2 comprises a conductive plate and a first diffusion region, wherein the conductive plate
- 3 is separated from the first diffusion region by an oxide layer and is electrically
- 4 connected to a floating gate of the floating gate transistor.
- 1 14. The nonvolatile memory cell of claim 13 wherein the low-voltage read path
- 2 comprises a conductive plate and a second diffusion region, the conductive plate
- 3 being electrically connected to the conductive plate of the high-voltage capacitor and

- 4 at least a portion of the conductive plate being separated from the second diffusion
- 5 region by a layer of tunnel oxide.
- 1 15. The nonvolatile memory cell of claim 10 wherein the low-voltage read path
- 2 also includes a read transistor.
- 1 16. The nonvolatile memory cell of claim 15 wherein the floating gate transistor
- 2 and the read transistor are serially connected.
- 1 17. The nonvolatile memory cell of claim 16 wherein a diffusion region of the
- 2 read transistor is electrically connected to a diffusion region of the floating gate
- 3 transistor.
- 1 18. The nonvolatile memory cell of claim 16 wherein the read transistor is
- 2 significantly more resistive than the floating gate transistor when a read current runs
- 3 serially through channels of the read transistor and the floating gate transistor.

4

- 5 19. A nonvolatile memory cell fabricated on a substrate, comprising:
- 6 a high-voltage capacitor having a first diffusion region in the substrate;
- 7 a high-voltage write path having at least a second diffusion region in the
- 8 substrate; and
- a low-voltage read path having at least a third diffusion region in the substrate;
- wherein the second diffusion region is situated between the first diffusion
- 11 region and the third diffusion region, or the first diffusion region is situated between
- 12 the second diffusion region and the third diffusion region.

13

- 14 20. The nonvolatile memory cell of claim 19, further comprising a floating gate
- 15 over the first diffusion region, the second diffusion region and the third diffusion
- 16 region.